

Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library Search:

trace user kernel

SEARCH

Feedback Report a problem Satisfaction

Terms used trace user kernel

Found **25,062** of **167,655** 

Sort results

by Display

₹ relevance

Save results to a Binder ? Search Tips

Try an Advanced Search Try this search in The ACM Guide

expanded form Open results in a new results window

Result page: 1 2 3 4 5 6 7 8 9 10

Relevance scale

next

Results 1 - 20 of 200

Best 200 shown

Contrasting characteristics and cache performance of technical and multi-user

commercial workloads

Ann Marie Grizzaffi Maynard, Colette M. Donnelly, Bret R. Olszewski

November 1994 ACM SIGPLAN Notices, ACM SIGOPS Operating Systems Review, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems ASPLOS-

**VI**, Volume 29, 28 Issue 11, 5

Publisher: ACM Press

Full text available: pdf(1.35 MB)

Additional Information: full citation, abstract, references, citings, index terms

Experience has shown that many widely used benchmarks are poor predictors of the performance of systems running commercial applications. Research into this anomaly has long been hampered by a lack of address traces from representative multi-user commercial workloads. This paper presents research, using traces of industry-standard commercial benchmarks, which examines the characteristic differences between technical and commercial workloads and illustrates how those differences affect cache ...

Keywords: cache performance, commercial workloads, memory subsystems, operating system activity, technical applications

Trace-driven memory simulation: a survey

Richard A. Uhlig, Trevor N. Mudge

June 1997 ACM Computing Surveys (CSUR), Volume 29 Issue 2

Publisher: ACM Press

Full text available: pdf(636.11 KB)

Additional Information: full citation, abstract, references, citings, index terms, review

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasingly important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trac ...

Keywords: TLBs, caches, memory management, memory simulation, trace-driven simulation



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • C The Guide

+trace user kernel +jtag

SEARCH



Feedback Report a problem Satisfaction survey

Terms used trace user kernel jtag

Found **32** of **167,655** 

Sort results by Display

relevance 🔽

Search Tips

Open results in a new

Try an <u>Advanced Search</u>
Try this search in <u>The ACM Guide</u>

results expanded form

window


Save results to a Binder

Relevance scale

Results 1 - 20 of 32

Result page: 1 2 next

1 Prototyping, verification, and test: Implementation of BEE: a real-time large-scale



Chen Chang, Kimmo Kuusilinna, Brian Richards, Robert W. Brodersen
February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

Publisher: ACM Press

Full text available: pdf(3.65 MB) Additional Information: full citation, abstract, references, index terms

This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ASIC (Application Specific Integrated Circuits) equivalent gates. Attainable system operation frequency can exceed 60 MHz, and the system throughput has been empirically verified to achieve 600 billion 16-bit additions per second. The emulator is custom designed to maximize the performance and resource utilization for a ...

**Keywords**: FPGA, hardware emulation, rapid-prototyping

## 2 An overview of the BlueGene/L Supercomputer

NR Adiga, G Almasi, GS Almasi, Y Aridor, R Barik, D Beece, R Bellofatto, G Bhanot, R Bickford, M Blumrich, AA Bright, J Brunheroto, C Caşcaval, J Castaños, W Chan, L Ceze, P Coteus, S Chatterjee, D Chen, G Chiu, TM Cipolla, P Crumley, KM Desai, A Deutsch, T Domany, MB Dombrowa, W Donath, M Eleftheriou, C Erway, J Esch, B Fitch, J Gagliano, A Gara, R Garg, R Germain, ME Giampapa, B Gopalsamy, J Gunnels, M Gupta, F Gustavson, S Hall, RA Haring, D Heidel, P Heidelberger, LM Herger, D Hoenicke, RD Jackson, T Jamal-Eddine, GV Kopcsay, E Krevat, MP Kurhekar, AP Lanzetta, D Lieber, LK Liu, M Lu, M Mendell, A Misra, Y Moatti, L Mok, JE Moreira, BJ Nathanson, M Newton, M Ohmacht, A Oliner, V Pandit, RB Pudota, R Rand, R Regan, B Rubin, A Ruehli, S Rus, RK Sahoo, A Sanomiya, E Schenfeld, M Sharma, E Shmueli, S Singh, P Song, V Srinivasan, BD Steinmacher-Burow, K Strauss, C Surovic, R Swetz, T Takken, RB Tremaine, M Tsao, AR Umamaheshwaran, P Verma, P Vranas, TJC Ward, M Wazlowski, W Barrett, C Engel, B Drehmel, B Hilgart, D Hill, F Kasemkhani, D Krolak, CT Li, T Liebsch, J Marcella, A Muff, A Okomo, M Rouse, A Schram, M Tubbs, G Ulsh, C Wait, J Wittrup, M Bae, K Dockser, L Kissel, MK Seager, JS Vetter, K Yates November 2002 **Proceedings of the 2002 ACM/IEEE conference on Supercomputing** 

Publisher: IEEE Computer Society Press

Full text available: pdf(357.61 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper gives an overview of the BlueGene/L Supercomputer. This is a jointly funded research partnership between IBM and the Lawrence Livermore National Laboratory as